Question
$1.00 The output of an OR gate is connected directly to the input of an AND gate
- From Engineering: Computer-Engineering , Engineering: General-Electrical-Engineering
- Closed, but you can still post tutorials
- Due on Mar. 19, 2010
- Asked on Mar. 19, 2010 at 02:58:29AM
Q:
The output of an OR gate is connected directly to the input of an AND gate. The other AND gate input is a constant "Enable" HIGH. A technician checks the inputs to the OR gate and notes a HIGH and LOW. The output of the OR gate is noted as being a HIGH. The "Enable" HIGH input to the AND gate is verified as normal. The technician checks the OR gate input to the AND gate and observes a LOW or no voltage condition. Assuming CMOS gates, what is the most probable cause?
Logic gates
- This tutorial was purchased 5 times and rated No Rating by students like you.
- Posted on Mar. 19, 2010 at 08:01:02AM
A:
Preview: ... R gate , which is input to the AN ...
The full tutorial is about 32 words long plus attachments.
